1. Introduction {#s0005}
===============

Ion conduction in dimensionally reduced systems such as thin films has become a highly active research area with applications, for example, in sensors [@bb0005] or micro solid oxide fuel cells (SOFC) [@bb0010]. Numerous studies have been performed on yttria stabilized zirconia (YSZ) [@bb0015], [@bb0020], [@bb0025], [@bb0175], [@bb0035], [@bb0040], [@bb0045], [@bb0050], gadolinium doped ceria (GDC) [@bb0015], [@bb0055], [@bb0060], [@bb0065], [@bb0070] and other oxides. One reason for modified properties in thin films is the fact that they often consist of nanocrystalline grains and thus exhibit a high density of grain boundaries; grain boundary properties may also differ from those in micro-crystalline solids. Partly even more important is the conductivity along the interface to the substrate: for example, structural effects such as lattice mismatch between substrate and thin film may lead to increased ionic conductivity. In a recent theoretical study, an enhancement of ionic conductivity at YSZ/SrTiO~3~ interfaces of up to three orders of magnitude was predicted for 400 K [@bb0075]. Modified interfacial conductivities should be reflected in thickness dependent averaged film conductivities. In some papers it was indeed demonstrated that the conductivity of YSZ increases when the layer thickness decreases [@bb0080], [@bb0085], while others did not notice any effect of the layer thickness [@bb0090]. All together, it can be concluded that ion conduction in films of nanometer-size thickness is still not well understood.

Most studies on the ionic conductivity of thin films dealt with the in-plane ion transport [@bb0080], [@bb0090]. However, textured layers can be expected to exhibit a conductivity anisotropy: the effective in-plane conductivity is most probably affected by grain boundary resistances and the film--substrate interface may contribute as a parallel conduction path. Across-plane conductivity measurements of columnar structured thin films should mainly represent the conductivity of the grain bulk (in case of blocking grain boundaries) and are less affected by fast interfacial conduction. Moreover, for in-plane measurements ion conducting layers are usually prepared on highly resistive substrates (e.g. sapphire), while for investigating the across-plane conductivity, the layers have to be deposited onto substrates with higher conductivity (e.g. platinum). In the latter case, layers often have to be prepared with sufficient thickness, because pores or pinholes [@bb0095] can easily lead to short-circuiting in the film.

In this contribution, an across-plane conductivity measurement method is proposed for investigating very thin layers. Thin YSZ films were prepared by pulsed laser deposition (PLD) onto silicon substrates with native silica interlayer. Such an interlayer is highly resistive and helps to avoid possible short-circuits. An equivalent circuit is suggested, which allowed separation and determination of across-plane properties of YSZ layers as thin as 20 nm. The temperature dependent ionic conductivity of differently thick YSZ films is compared to the bulk conductivity of a polycrystalline YSZ sample.

2. Experimental {#s0010}
===============

YSZ targets were prepared from 8 Mole % Y~2~O~3~ doped ZrO~2~ powder (Tosoh, Japan). Pressed pellets were sintered at 1200 °C for 10 hours and then polished. YSZ thin films were prepared by PLD onto silicon (100) substrates. The native silica layer on silicon was not removed before deposition of the YSZ layer. During the PLD process, the silicon substrates were heated to a temperature of 600 °C (measured by an IR pyrometer). The YSZ films were deposited in oxygen ambience (0.04 mbar) by using an eximer KrF laser (248 nm) ("Lambda Physik", Germany) with a beam spot size of 7 mm^2^. The repetition rate was 5 Hz, the fluence of the beam was approximately 2 J/cm^2^ on the rotating YSZ target. A distance of 6.3 cm between the target and the substrate was used, leading to a deposition rate of about 3 nm/min. YSZ layers of 20--90 nm thickness were prepared by varying the deposition time. The thickness of the layers was determined from scanning electron microscope (SEM) FEI FEMTA 200F cross section images. X-ray diffraction measurements were performed on a PANalytical X\'Pert PRO system, with primary and secondary Soller slits of 0.04 rad, a fixed divergence slit of 0.5°, a fixed antiscatter-slit of 1°, measuring time 30 min, 5--135° in 2Θ°, Cu K~α~ radiation, X\'Celerator detector with Ni K~β~ filter (scan length ca. 2.55°). The width of the grain columns in the layers was estimated by atomic force microscopy (AFM) (NanoScope V, Bruker Nano).

For the conductivity measurements, circular microelectrodes of different diameters (200, 100 and 80 μm) were prepared on the YSZ thin films. A gold layer (400 nm thickness) was deposited on a chromium adhesion layer (20 nm thickness) by magnetron sputtering and then micro-patterned by UV lithography. Painted silver paste on the bottom of the silicon substrate served as counter electrode. Electrical properties of the resulting samples were measured by impedance spectroscopy (Novocontrol Alpha) in a frequency range from 1 Hz to 1 MHz with an amplitude of 1 V at temperatures between 200 °C and 450 °C. The impedance measurements were performed on a micro-measurement stage, equipped with microscope, heating table and micromanipulators [@bb0100], [@bb0105], [@bb0110]. For contacting the microelectrodes, tungsten needles (tip diameter 1 μm) were used. Fitting and simulation of the impedance spectra was accomplished with ZView software (Scribner).

3. Results and discussions {#s0015}
==========================

The XRD patterns ([Fig. 1](#f0005){ref-type="fig"}) demonstrate the crystallinity and major orientation of YSZ films synthesized onto the silicon substrate. Dominating (111) crystallite orientation of YSZ can be observed for the thinnest layer (20 nm) with an additional (001) orientation. According to literature, the deposition parameters used in our case can be expected to lead to a columnar microstructure [@bb0015], [@bb0095], [@bb0115]. The column size was estimated from AFM micrographs and values of approximately 30 nm resulted for all layers ([Fig. 2](#f0010){ref-type="fig"}a, c, e). According to SEM cross section images ([Fig. 2](#f0010){ref-type="fig"}b, d, f), the YSZ thin films exhibited thicknesses of 20 nm, 55 nm and 90 nm.

A sketch of the measurement setup is shown in [Fig. 3](#f0015){ref-type="fig"}. Typical impedance spectra in the complex impedance plane are given in [Fig. 4](#f0020){ref-type="fig"}a. A strong blocking effect is found in such across-plane conductivity measurements, particularly at lower temperatures. At higher temperatures, the spectra become more semicircle-like. It will be discussed in more detail below that this part of the impedance spectra can be ascribed to the silica interlayer. However, in addition to the silica impedance, a pronounced high frequency shoulder is also visible ([Fig. 4](#f0020){ref-type="fig"}b). This contribution can be attributed to the YSZ layer as will be proven below. These two features are even better visible and separable in the modulus (M) plot ([Fig. 4](#f0020){ref-type="fig"}c), *M* = *iωZ* with *ω* denoting the angular frequency. Low temperature impedance measurements exhibit the beginning of a vertical line in the high frequency part of the modulus plot. This part of the spectrum, also visible as a high frequency intercept in the complex impedance plane, could be observed for measurements up to 300 °C and reflects the serial resistance of the silicon substrate. The related features are also observed in the Bode plot of the phase angle ([Fig. 4](#f0020){ref-type="fig"}d).

Hence, we suggest the equivalent circuit given in [Fig. 3](#f0015){ref-type="fig"} to quantify impedance spectra of such across-plane measurements. One RC element (R~YSZ~, C~YSZ~) is attributed to the YSZ layer resistance and capacitance. A second serial RC element (R~SiO*x*~, C~SiO*x*~) describes the silica interlayer and a final serial resistor (*R*~Si~) represents the electron conduction in the silicon substrate. The high frequency part of low temperature spectra is further affected by an inductance of the order of 10^− 5^ H ([Fig. 4](#f0020){ref-type="fig"}c, silicon part). This was described by a serial inductive element (L) and can be attributed to the electrical wiring. Additional elements due to electrode effects are not required, most probably because electrodes only affect results at frequencies lower than those used here. Non-idealities were taken into account by using constant phase elements (CPE) instead of capacitances in the equivalent circuit. The suggested model fits to all experimental data of this study and in the following we discuss the appropriateness of the interpretation of all the circuit elements.

The conductivity values of the silicon substrate *σ*~Si~ were evaluated from *R*~Si~ according to the spreading resistance formula [@bb0120], [@bb0125]$$R_{\text{Si}} = \frac{1}{2d_{\text{me}}\sigma_{\text{Si}}}$$where *d*~me~ is the diameter of the gold microelectrodes. The temperature (*T*) dependent conductivity values are represented in an Arrhenius plot ([Fig. 5](#f0025){ref-type="fig"}). Despite some variations between the different samples, the resulting conductivity is in reasonable agreement with the conductivity of intrinsic silicon, which was calculated from *σ =* 1/(*A*·exp(*E*~a~/2*·k·T))* [@bb0130], where *A* is a constant (1.1 × 10^− 4^ Ω·cm), *E*~a~ the activation energy (1.12 eV) and *k* Boltzmann\'s constant, see [Fig. 5](#f0025){ref-type="fig"}. Deviations may partly originate from the fact that at most a few experimental points in the impedance spectra represent the serial silicon resistor. Extrapolation is required, particularly at high temperatures and fitting errors become so large that above 300 °C the serial resistor was not further used in the equivalent circuit when fitting the measured data.

The low frequency RC element is attributed to the silica interlayer. Silica is well known as an insulating material with a very large band gap and some residual ionic conductivity at higher temperatures, which often can be attributed to sodium impurities [@bb0135]. At temperatures below 300 °C the resistance becomes so high that its determination was not possible from the available impedance data and in the equivalent circuit the silica layer was represented by a capacitor only. The resulting conductivity of silica is shown in [Fig. 5](#f0025){ref-type="fig"}. From the constant phase elements with impedance *(i·ω)*^−*n*^*·Q*^− 1^ replacing the capacitors in [Fig. 3](#f0015){ref-type="fig"}, the capacitance was evaluated by the equation [@bb0140]$$C = \left( {R^{1 - n}Q} \right)^{\frac{1}{n}}$$where *n* and *Q* are fit parameters. The parameter n was very close to 1, which indicates an almost ideal capacitance. The thickness *t*~SiO*x*~ of the silica layer was estimated from the capacitance and the relative permeability *ε*~r~ (dielectric constant for thermally grown silica − 3.8 [@bb0135]) according to$$t_{\text{SiO}x} = \frac{\varepsilon_{r}\varepsilon_{0}S}{C_{\mathit{SiOx}}}$$where *ε*~0~ denotes the vacuum permittivity and S is the area of the electrode. Thickness values between 4 nm and 7 nm resulted ([Table 1](#t0005){ref-type="table"}), which are very reasonable values for thermally grown silica. The constant capacitance values of *C*~SiOx~ over the whole measured temperature range and its little dependence on the YSZ layer thickness ([Table 1](#t0005){ref-type="table"}) are further arguments for the correctness of the proposed equivalent circuit.

Accordingly, the high frequency shoulder visible up to 400 °C can indeed to be attributed to the YSZ layer and the corresponding conductivity will be analyzed in the following. The conductivity values *σ*~YSZ~ were evaluated from *R*~YSZ~ according to$$\sigma_{\text{YSZ}} = \frac{4t_{\text{YSZ}}}{\pi d_{\text{me}}^{2}R_{\text{YSZ}}}\text{.}$$

Conductivity values of layers with different thickness *t*~YSZ~ are plotted in an Arrhenius diagram ([Fig. 6](#f0030){ref-type="fig"}). For comparison, conductivity data of a polycrystalline YSZ sample were measured in a conventional macroscopic measurement set-up and the bulk conductivity is also plotted in [Fig. 6](#f0030){ref-type="fig"}. One can see that across-plane conductivities of all three films are very similar. The nominal activation energies of the conductivity slightly increase with the thickness of the layer (20 nm--0.90 eV, 55 nm--0.95 eV, 90 nm--0.98 eV) but this might also be an artifact due to the limited number of data points representing the shoulder.

Conductivity values of all thin YSZ layers are slightly lower than those of the polycrystalline samples. However, it may easily be that this deviation is mainly caused by some differences between the true film temperature and the set temperature of the heating table used in this study [@bb0145]. Hence, we conclude that the across-plane bulk conductivity of the YSZ layers on Si/SiO~*x*~ does at least not significantly deviate from the bulk conductivity of macroscopic samples even for films as thin as 20 nm. A statement on grain boundary contributions is not possible. Those are not expected in across-plane measurements on columnar films anyway, but if present, they were mimicked by the RC element of silica dominating the entire low frequency range. This is illustrated in [Fig. 7](#f0035){ref-type="fig"}: Exemplarily, we consider existence of a hypothetical single grain boundary plane in parallel to the YSZ/substrate interface, i.e. an effective across-plane grain size of 27.5 nm for a 55 nm thin YSZ film. This grain boundary plane is assumed to exhibit the conductivity and thickness of the grain boundaries analyzed in an in-plane study on similar YSZ films on sapphire substrates [@bb0150]. Hence, they are about two orders of magnitude less conductive than the YSZ bulk. [Fig. 7](#f0035){ref-type="fig"} displays impedance data measured in our across-plane study. In addition, it shows impedance spectra calculated from the fit results including a grain boundary impedance plane with the properties mentioned above (area specific resistance and dielectric permittivity values of 1.7 Ω∙cm^2^ and 27 μF/cm^2^, respectively). Obviously, this does not change the impedance spectrum, neither in the Nyquist plot nor in the modulus and phase angle Bode plot. However, this is only because the corresponding grain boundary response is mimicked by the silica impedance. Grain boundary effects become clearly visible when plotting the impedance data of YSZ only (grain and hypothetical grain boundary plane), that is without silica. Equivalent circuits of the two simulated data sets with and without silica are given in [Fig. 7](#f0035){ref-type="fig"}.

The capacitance of the YSZ layers was estimated from the fit data of the constant phase element according to Eq. [(2)](#fo0010){ref-type="disp-formula"}, *n*-values were about 0.8. Calculated capacitance values for different circular electrode diameter (80 μm, 100 μm and 200 μm) are given in [Table 1](#t0005){ref-type="table"}. The capacitances correlate well with the area of the electrodes. Moreover, they are inversely proportional to the YSZ layer thickness. The averaged dielectric constant *ε*~YSZ~ for 20 nm layers is 30 and for thicker layers 50 is found. This is in acceptable agreement with the value of 40 determined from our measurements on the polycrystalline sample. The literature dielectric constant values vary for YSZ thin films from one publication to another and are in the range from 15 to 27 [@bb0155], [@bb0160]. Hence, also the quantitative analysis shows that across-plane measurements of very thin YSZ layers are indeed possible using microelectrodes and thin insulating interlayers between conducting substrate and thin films.

It is finally worth discussing the requirements for successful measurements in terms of YSZ and silica thickness, or more general, in terms of the capacitance ratios of the insulating layers and the ion conducting layer. Impedance spectra of YSZ layers with different thicknesses are shown in [Fig. 8](#f0040){ref-type="fig"} as Nyquist (Z), Bode (phase angle) and modulus plots. Obviously, visibility of the shoulder in the Nyquist plot and separability of the YSZ arc in the modulus plot becomes worse, the thinner the YSZ layer. In order to estimate the range for which a separation and thus determination of across-plane conductivities becomes possible, some impedance simulations were performed. In these simulations the equivalent circuit in [Fig. 3](#f0015){ref-type="fig"} was used and only the values of the silica RC element were changed. The values of the other equivalent circuit elements were taken from an experimental data fit (*t*~YSZ~ = 55 nm, *T* = 300 °C, 200 μm electrode) and kept constant. For an estimation of the separability the following thickness ratios were considered$$\frac{t_{\text{SiO}x}}{t_{\text{YSZ}}} = \frac{2}{55};\frac{6}{55};\frac{12}{55};\frac{36}{55}\text{.}$$

For the ratio of 6/55, experimental data are shown. The impedance spectra for the other ratios were obtained by varying the silica resistance and capacitance in accordance with the thickness ([Fig. 9](#f0045){ref-type="fig"}). A clear separability is given for ratios of 2/55 and 6/55. YSZ is seen as a pronounced shoulder in the Nyquist plot and as a peak in the phase angle Bode plot. High experimental data quality may still allow a separation for a ratio of 12/55. However, samples with very thick silica interlayer (*t*~SiOx~/*t*~YSZ~ → 1) cannot be investigated in this manner. For a given insulator thickness, increased range of YSZ thickness might become accessible if the insulating layer had a higher dielectric constant, e.g. for alumina *ε*~Al2O3~ \~ 14 [@bb0165], yttrium oxide *ε*~Y2O3~ \~ 16 [@bb0170], or zirconia *ε*~ZrO2~ \~ 22 [@bb0165]. This is exemplified in [Fig. 10](#f0050){ref-type="fig"} by simulated impedance spectra. An experimental proof is yet to be done.

4. Conclusions {#s0020}
==============

YSZ thin films were prepared onto silicon substrates with native silica interlayer. The additional dielectric interlayer is highly useful in across-plane conductivity measurements since it minimizes problems due to short-circuiting pinholes. It dominates the low frequency part of impedance spectra, while the conductivity of the YSZ layer can still be determined from the high frequency part. Silica and YSZ conductivities and capacitances can be successfully separated with the proposed equivalent circuit in the temperature range from 200 °C--400 °C. The conductivity of the YSZ films does not significantly depend on the layer thickness and is only slightly lower than the bulk conductivity of a YSZ polycrystalline sample. However, the thickness of the dielectric layer limits the accessible thickness range of YSZ films and might be improved by high-k oxides such as Al~2~O~3~, Y~2~O~3~ or ZrO~2~.
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![XRD diffraction patterns of YSZ thin films with different thicknesses (\*---indicates the peak which is an artifact of the silicon substrate).](gr1){#f0005}

![AFM micrographs of YSZ films with different thicknesses (a: 20 nm, c: 55 nm, e: 90 nm) and SEM back scattering images of the cross sections of these thin films (b, d and f).](gr2){#f0010}

![Sketch indicating the sample set-up and the equivalent circuit used to quantify the impedance spectra.](gr3){#f0015}

![Impedance spectra measured in the temperatures range from 200 °C to 450 °C (frequency range: 1 MHz--1 Hz, electrode diameter: 200 μm, 90 nm YSZ film thickness). b) High frequency part of each impedance spectrum. c) Modulus plots. d) Bode plots of the phase angles.](gr4){#f0020}

![Arrhenius plot of conductivities of silicon and silica determined from across-plane measurements with varying YSZ film thickness (electrode diameter of 200 μm).](gr5){#f0025}

![Arrhenius plots of the conductivities of YSZ determined from cross-plane measurements on films with varying YSZ thickness (electrode diameter of 200 μm).](gr6){#f0030}

![Impedance data measured on a 55 nm YSZ layer at 300 °C by means of a 100 μm microelectrode in a) Nyquist, b) modulus and c) phase angle Bode plots and simulated data sets described by the equivalent circuits on the r.h.s. In addition to the experimental results (circles), the case including a hypothetical grain boundary plane (green line) and a calculated spectrum with grain boundary plane but without silica layer is shown (orange triangles). Constant phase elements rather than capacitances are used for YSZ bulk and grain boundary with exponents of *n* = 0.8 and *Q* = 1.55 × 10^− 8^ respectively.](gr7){#f0035}

![Impedance spectra measured on YSZ films of different thickness (frequency range: 1 MHz--1 Hz, electrode diameter: 200 μm, measurement temperature: 300 °C). b) High frequency part of each impedance spectrum. c) Bode plots of the phase angles. d) Modulus plots.](gr8){#f0040}

![Experimental and simulated high frequency part of Nyquist plots (a) and Bode (b) plots for varying silica layer thickness and constant parameters of the YSZ layer (*t*~YSZ~ = 55 nm, *T* = 300 °C, *d*~me~ = 200 μm).](gr9){#f0045}

![Experimental and simulated high frequency part of Nyquist plots (a) and Bode plots (b) for varying dielectric interlayer material (SiO~*x*~: experimental data for *t*~YSZ~/*t*~SiO*x*~ = 55 nm/6 nm, *T* = 300 °C, Al~2~O~3~, Y~2~O~3~ and ZrO~2~).](gr10){#f0050}

###### 

Capacitance values of YSZ and silica layers measured with different electrode diameters and for several YSZ film thicknesses, and thickness values of silica calculated from *C*~SiO*x*~ and Eq. [(3)](#fo0015){ref-type="disp-formula"}.

  Electrode diameter, μm                                    
  ------------------------ ----- ----- --- ---- ----- ----- ---
  80                       25    43    4   20   530   157   7
  100                      39    64    4   55   290   190   6
  200                      160   260   4   90   160   260   4
